[{"data":1,"prerenderedAt":397},["ShallowReactive",2],{"blog-mixed-assembly-planning-en":3,"header-nav-en":69},{"title":4,"description":5,"date":6,"category":7,"image":8,"readingTime":9,"wordCount":10,"timeRequired":11,"htmlContent":12,"tags":13,"slug":19,"jsonld":20},"Mixed Assembly Planning: How to Freeze the SMT, THT, and Selective Route","A practical engineering guide to mixed assembly planning, covering how SMT, through-hole, selective solder, and hand-insert branches should be staged before PCBA release.","2026-05-13","technology","/assets/img/blogs/2025/07/mixed-assembly-planning.png",11,2168,"PT11M","\u003Cul>\n\u003Cli>Mixed assembly planning should be treated as a \u003Cstrong>route-definition problem\u003C/strong>, not as a loose list of process buzzwords.\u003C/li>\n\u003Cli>The most useful boundary is to separate \u003Cstrong>SMT placement\u003C/strong>, \u003Cstrong>through-hole insertion\u003C/strong>, \u003Cstrong>selective or hand-solder branches\u003C/strong>, and \u003Cstrong>inspection or release staging\u003C/strong>.\u003C/li>\n\u003Cli>A board can have a correct BOM and still create avoidable NPI friction if the assembly route, insertion timing, or exception handling is not frozen clearly enough.\u003C/li>\n\u003Cli>Mixed assembly planning should explain what must be decided before first build rather than inventing universal pallet, clearance, throughput, or capability numbers.\u003C/li>\n\u003C/ul>\n\u003Cblockquote>\n\u003Cp>\u003Cstrong>Quick Answer\u003C/strong>\nMixed assembly planning is strongest when the team freezes the route in order: which parts belong to SMT, which parts are inserted later, which joints need selective or manual handling, and which inspection or electrical-test gates sit between those branches. Ask which assembly path each component family follows before the board can move into controlled verification and release.\u003C/p>\n\u003C/blockquote>\n\u003Cp>For the broader stack that connects assembly input control, inspection, test planning, and release gates, start with the \u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>.\u003C/p>\n\u003Ch2 id=\"table-of-contents\" data-anchor-en=\"table-of-contents\">Table of Contents\u003C/h2>\n\u003Cul>\n\u003Cli>\u003Ca href=\"#first-review\">What should engineers review first?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#what-this-means\">What counts as mixed assembly planning here?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#risk-areas\">Which route decisions create release risk fastest?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#package-alignment\">How does mixed assembly planning connect to BOM, drawing, and verification?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#freeze-before-release\">What should be frozen before RFQ, first build, or release?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#next-steps\">Next steps with APTPCB\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#faq\">FAQ\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#references\">Public references\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#author\">Author and review information\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Ca id=\"first-review\">\u003C/a>\n\u003Ch2 id=\"what-should-engineers-review-first\" data-anchor-en=\"what-should-engineers-review-first\">What should engineers review first?\u003C/h2>\n\u003Cp>Start with \u003Cstrong>population split, route order, special-process branches, and release ownership\u003C/strong>.\u003C/p>\n\u003Cp>That order matters because \u003Ccode>mixed assembly planning\u003C/code> is usually where a board stops being a generic layout and starts becoming a real build route.\u003C/p>\n\u003Cp>The first engineering questions are usually:\u003C/p>\n\u003Col>\n\u003Cli>Which parts belong to the core SMT route and which do not?\u003C/li>\n\u003Cli>Which parts are inserted after reflow because they are through-hole, mechanically large, or process-sensitive?\u003C/li>\n\u003Cli>Which joints should be handled by selective solder, wave-oriented routing, or hand-solder exceptions?\u003C/li>\n\u003Cli>Which inspection or electrical-test stages must happen before the board moves to the next route branch?\u003C/li>\n\u003Cli>Is the released package clear enough that the factory does not need to infer the route on its own?\u003C/li>\n\u003C/ol>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Review boundary\u003C/th>\n\u003Cth>What it answers\u003C/th>\n\u003Cth>What it does not prove\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Population split\u003C/td>\n\u003Ctd>Which component families belong to which route\u003C/td>\n\u003Ctd>That the full build package is already stable\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Route order\u003C/td>\n\u003Ctd>When each assembly branch happens\u003C/td>\n\u003Ctd>That every quality gate is already closed\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Special-process branch\u003C/td>\n\u003Ctd>Where selective or manual handling still exists\u003C/td>\n\u003Ctd>That one route is universally best\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Release ownership\u003C/td>\n\u003Ctd>Which later gate still owns inspection, test, or first-build confirmation\u003C/td>\n\u003Ctd>That route planning alone releases the board\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Ca id=\"what-this-means\">\u003C/a>\n\u003Ch2 id=\"what-counts-as-mixed-assembly-planning-here\" data-anchor-en=\"what-counts-as-mixed-assembly-planning-here\">What counts as mixed assembly planning here?\u003C/h2>\n\u003Cp>Here, \u003Ccode>mixed assembly planning\u003C/code> means the \u003Cstrong>board-level definition of how SMT, THT, selective solder, and hand-insert or hand-solder operations are staged before the build enters controlled verification and release\u003C/strong>.\u003C/p>\n\u003Cp>That usually includes:\u003C/p>\n\u003Cul>\n\u003Cli>separating SMT-populated content from through-hole content\u003C/li>\n\u003Cli>deciding when connectors, terminals, shields, or other inserted parts enter the route\u003C/li>\n\u003Cli>marking which areas need selective solder or other local treatment\u003C/li>\n\u003Cli>identifying which exceptions remain manual at this build stage\u003C/li>\n\u003Cli>aligning inspection and electrical-test checkpoints with the route order\u003C/li>\n\u003Cli>making sure BOM and drawing language describe the same route\u003C/li>\n\u003C/ul>\n\u003Cp>It does not mean:\u003C/p>\n\u003Cul>\n\u003Cli>one universal sequence for every board\u003C/li>\n\u003Cli>a promise about pallet geometry, cycle time, or throughput\u003C/li>\n\u003Cli>proof that every mixed board should use the same soldering branch\u003C/li>\n\u003Cli>proof that release is complete once the route exists on paper\u003C/li>\n\u003C/ul>\n\u003Cp>That boundary matters because mixed assembly articles often drift into unsupported process-window or equipment-capability claims.\u003C/p>\n\u003Cp>The safer rule is:\u003C/p>\n\u003Cp>\u003Cstrong>mixed assembly planning should explain route ownership and branch timing before it tries to explain production outcomes.\u003C/strong>\u003C/p>\n\u003Ca id=\"risk-areas\">\u003C/a>\n\u003Ch2 id=\"which-route-decisions-create-release-risk-fastest\" data-anchor-en=\"which-route-decisions-create-release-risk-fastest\">Which route decisions create release risk fastest?\u003C/h2>\n\u003Cp>The biggest problems usually appear where the component population and the chosen route stop matching each other cleanly.\u003C/p>\n\u003Ch3 id=\"1-smt-versus-post-reflow-insertion-split\" data-anchor-en=\"1-smt-versus-post-reflow-insertion-split\">1. SMT versus post-reflow insertion split\u003C/h3>\n\u003Cp>The route should make it obvious which parts belong to the main SMT flow and which parts wait until after that stage.\u003C/p>\n\u003Cp>That matters most for:\u003C/p>\n\u003Cul>\n\u003Cli>connectors\u003C/li>\n\u003Cli>terminals\u003C/li>\n\u003Cli>shields\u003C/li>\n\u003Cli>mechanically stressed interfaces\u003C/li>\n\u003Cli>large or awkward parts that do not belong in the same handling posture as standard SMT population\u003C/li>\n\u003C/ul>\n\u003Cp>If the split stays vague, NPI teams start asking basic route questions too late.\u003C/p>\n\u003Ch3 id=\"2-selective-solder-versus-hand-solder-branch\" data-anchor-en=\"2-selective-solder-versus-hand-solder-branch\">2. Selective-solder versus hand-solder branch\u003C/h3>\n\u003Cp>Boards with localized through-hole content often need a clear decision about whether those joints fit:\u003C/p>\n\u003Cul>\n\u003Cli>a selective solder branch\u003C/li>\n\u003Cli>another controlled local solder branch\u003C/li>\n\u003Cli>a manual exception path\u003C/li>\n\u003C/ul>\n\u003Cp>The main goal is not to market one path as universally better. The main goal is to keep the release package from hiding the fact that different joints need different handling.\u003C/p>\n\u003Ch3 id=\"3-mixed-process-neighborhoods\" data-anchor-en=\"3-mixed-process-neighborhoods\">3. Mixed-process neighborhoods\u003C/h3>\n\u003Cp>When dense SMT and later-inserted THT content sit close together, route planning should expose the risk early instead of treating it as a shop-floor surprise.\u003C/p>\n\u003Cp>The review should ask:\u003C/p>\n\u003Cul>\n\u003Cli>does this area still support the intended branch cleanly?\u003C/li>\n\u003Cli>are there exception notes that should be visible in the assembly drawing?\u003C/li>\n\u003Cli>will later inspection or electrical verification depend on how this neighborhood is built?\u003C/li>\n\u003C/ul>\n\u003Cp>One ugly failure chain appears when a compact mixed-assembly board places \u003Ccode>0402\u003C/code> or even \u003Ccode>0201\u003C/code> SMT parts less than a couple of millimeters away from the pins of a heavy through-hole power connector. On paper the neighborhood still looks routable. In selective solder, however, the process team is forced into a bad trade. A normal solder fountain at more than \u003Ccode>260 C\u003C/code> can wash out or thermally disturb the nearby small SMT parts. To protect them, the factory is pushed toward an aggressively shielded pallet or a very narrow nozzle window.\u003C/p>\n\u003Cp>That thermal shielding solves one problem by creating another. Heat transfer into the through-hole joint is now restricted, capillary rise weakens, and barrel fill can fall well below an acceptable build condition. The connector pin may still show momentary continuity at factory test, but the joint enters the field as a high-resistance cold connection. Under real current load it heats, degrades, and can open catastrophically. Mixed assembly planning is therefore not a flowchart exercise. It is a physical compromise between SMT keep-out distance and the thermodynamics of selective solder.\u003C/p>\n\u003Ch3 id=\"4-inspection-and-test-timing\" data-anchor-en=\"4-inspection-and-test-timing\">4. Inspection and test timing\u003C/h3>\n\u003Cp>Mixed assembly planning is not only about solder route. It also affects when evidence can be trusted.\u003C/p>\n\u003Cp>For example:\u003C/p>\n\u003Cul>\n\u003Cli>visible SMT issues may need review before later insertion branches begin\u003C/li>\n\u003Cli>later through-hole or hand-solder operations may change what continuity or electrical screening should confirm next\u003C/li>\n\u003Cli>first-build documentation may need to reflect route exceptions before release moves forward\u003C/li>\n\u003C/ul>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Route decision\u003C/th>\n\u003Cth>Why it matters\u003C/th>\n\u003Cth>What can go wrong when it stays vague\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>SMT versus post-reflow split\u003C/td>\n\u003Ctd>Keeps the core route readable before build starts\u003C/td>\n\u003Ctd>The line inherits avoidable setup questions\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Selective versus manual branch\u003C/td>\n\u003Ctd>Makes exception handling explicit\u003C/td>\n\u003Ctd>Different joints get treated as if they share one route\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Mixed-process neighborhood\u003C/td>\n\u003Ctd>Exposes local route conflicts early\u003C/td>\n\u003Ctd>Inspection, insertion, or rework logic drifts late\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Test and inspection timing\u003C/td>\n\u003Ctd>Keeps verification aligned with route order\u003C/td>\n\u003Ctd>Evidence is collected at the wrong stage or interpreted out of context\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>A common mixed-assembly failure chain starts when the board leaves SMT, THT, selective, and manual branches only partly defined. A connector or shield is assumed to fit a later selective step, but the drawing and route notes do not make the split explicit. Setup then treats the neighborhood as if it shares one default branch, inspection happens at the wrong moment, and the first build discovers that insertion order, local heating, or rework access no longer matches the released plan. The downstream result is not just a documentation question. It is route confusion, late exception handling, rework, and release delay caused by one vague branch decision being repeated across the lot.\u003C/p>\n\u003Ca id=\"package-alignment\">\u003C/a>\n\u003Ch2 id=\"how-does-mixed-assembly-planning-connect-to-bom-drawing-and-verification\" data-anchor-en=\"how-does-mixed-assembly-planning-connect-to-bom-drawing-and-verification\">How does mixed assembly planning connect to BOM, drawing, and verification?\u003C/h2>\n\u003Cp>Mixed assembly planning only works when the route is supported by the rest of the release package.\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Package layer\u003C/th>\n\u003Cth>What it mainly owns\u003C/th>\n\u003Cth>Why it matters to mixed assembly\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>BOM\u003C/td>\n\u003Ctd>Component identity and population split\u003C/td>\n\u003Ctd>The route cannot be frozen if the part families are still ambiguous\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Assembly drawing\u003C/td>\n\u003Ctd>Human-readable route notes, side context, and exceptions\u003C/td>\n\u003Ctd>Special handling has to be visible enough for setup and review\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Inspection plan\u003C/td>\n\u003Ctd>Visible and hidden-joint review ownership\u003C/td>\n\u003Ctd>Mixed branches change when different inspection evidence becomes meaningful\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Electrical-test plan\u003C/td>\n\u003Ctd>ICT, flying probe, continuity, or functional-test posture\u003C/td>\n\u003Ctd>The route changes when electrical verification should happen and what it is screening\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>That is why mixed assembly planning should be treated as an alignment task, not as an isolated process note.\u003C/p>\n\u003Cp>Useful companion pages:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Ca href=\"/en/blog/assembly-bom-best-practices\">Assembly BOM Best Practices\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/assembly-drawing-essentials\">Assembly Drawing Essentials\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/design-for-assembly-checklist\">Design for Assembly Checklist\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/first-article-inspection\">First Article Inspection\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Cp>Related service paths:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Ca href=\"/en/pcba/smt-tht\">SMT & THT Assembly\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/pcb-selective-soldering\">Selective Soldering\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/turnkey-assembly\">Turnkey Assembly\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/components-bom\">Components BOM\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Ca id=\"freeze-before-release\">\u003C/a>\n\u003Ch2 id=\"what-should-be-frozen-before-rfq-first-build-or-release\" data-anchor-en=\"what-should-be-frozen-before-rfq-first-build-or-release\">What should be frozen before RFQ, first build, or release?\u003C/h2>\n\u003Cp>Before serious RFQ, first build, or release, freeze:\u003C/p>\n\u003Col>\n\u003Cli>the split between SMT, THT, selective, and manual branches\u003C/li>\n\u003Cli>the intended route order for each component family\u003C/li>\n\u003Cli>the exception notes that must appear in the assembly drawing or route package\u003C/li>\n\u003Cli>the inspection and electrical-test checkpoints that depend on route completion\u003C/li>\n\u003Cli>the alignment between BOM, drawing, and first-build expectations\u003C/li>\n\u003C/ol>\n\u003Cp>If those items are still moving, the board may still be technically buildable, but the assembly route is not yet stable enough to behave like a controlled release package.\u003C/p>\n\u003Ca id=\"next-steps\">\u003C/a>\n\u003Ch2 id=\"next-steps-with-aptpcb\" data-anchor-en=\"next-steps-with-aptpcb\">Next steps with APTPCB\u003C/h2>\n\u003Cp>If your high-density PCBA is already forcing SMT and THT content into the same tight neighborhood, if selective solder thermal shock threatens sensitive parts, or if you are not sure the pallet and nozzle strategy can still deliver real barrel fill, do not wait for pilot build yield to answer the question.\u003C/p>\n\u003Cp>Send the \u003Ccode>Gerber\u003C/code> or \u003Ccode>ODB++\u003C/code> package, BOM, assembly drawing, and your preliminary keep-out intent to \u003Ca href=\"mailto:sales@aptpcb.com\">sales@aptpcb.com\u003C/a>, or start through the \u003Ca href=\"/en/quote\">quote page\u003C/a>. APTPCB's PCBA process and DFM engineering team will return a \u003Cstrong>Mixed-Process Route & Soldering Clearance Review\u003C/strong> within 24 hours.\u003C/p>\n\u003Cp>That review is built to catch the route conflicts before trial production money is burned: selective-solder clearance traps, pallet over-shielding, weak barrel-fill risk, and neighborhoods that look placement-clean in CAD but cannot survive the real thermal branch without yield compromise. The goal is to lock a route that does not force the factory to choose between washed-out SMT parts and underfilled through-hole joints.\u003C/p>\n\u003Cp>If you need to go deeper first, review:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/assembly-bom-best-practices\">Assembly BOM Best Practices\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/assembly-drawing-essentials\">Assembly Drawing Essentials\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/design-for-assembly-checklist\">Design for Assembly Checklist\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Cdiv data-component=\"BlogQuickQuoteInline\">\u003C/div>\n\n\u003Ca id=\"faq\">\u003C/a>\n\u003Ch2 id=\"faq\" data-anchor-en=\"faq\">FAQ\u003C/h2>\n\u003C!-- faq:start -->\n\n\u003Ch3 id=\"is-mixed-assembly-planning-only-about-using-both-smt-and-through-hole-parts\" data-anchor-en=\"is-mixed-assembly-planning-only-about-using-both-smt-and-through-hole-parts\">Is mixed assembly planning only about using both SMT and through-hole parts?\u003C/h3>\n\u003Cp>No. It is also about when those parts enter the route, which branches stay localized, and which inspection or test stages must happen between them.\u003C/p>\n\u003Ch3 id=\"does-every-mixed-board-need-the-same-selective-or-manual-process\" data-anchor-en=\"does-every-mixed-board-need-the-same-selective-or-manual-process\">Does every mixed board need the same selective or manual process?\u003C/h3>\n\u003Cp>No. The route should follow the actual population and release posture of the board, not a generic rule copied from another program.\u003C/p>\n\u003Ch3 id=\"why-does-the-assembly-drawing-matter-so-much-in-mixed-builds\" data-anchor-en=\"why-does-the-assembly-drawing-matter-so-much-in-mixed-builds\">Why does the assembly drawing matter so much in mixed builds?\u003C/h3>\n\u003Cp>Because route exceptions and insertion timing often depend on notes that the BOM alone does not communicate clearly enough during setup and first build.\u003C/p>\n\u003Ch3 id=\"can-route-planning-be-separated-from-verification-planning\" data-anchor-en=\"can-route-planning-be-separated-from-verification-planning\">Can route planning be separated from verification planning?\u003C/h3>\n\u003Cp>Not safely. Mixed branches affect when visible inspection, electrical screening, and first-build confirmation become meaningful.\u003C/p>\n\u003Ch3 id=\"when-is-mixed-assembly-planning-complete\" data-anchor-en=\"when-is-mixed-assembly-planning-complete\">When is mixed assembly planning complete?\u003C/h3>\n\u003Cp>It is complete only when the population split, route order, exception notes, and verification checkpoints are stable enough that the factory does not need to infer the route from incomplete inputs.\u003C/p>\n\u003C!-- faq:end -->\n\n\u003Ca id=\"references\">\u003C/a>\n\u003Ch2 id=\"public-references\" data-anchor-en=\"public-references\">Public references\u003C/h2>\n\u003Col>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.ipc.org/TOC/IPC-7525C_TOC.pdf\">IPC-7525C Table of Contents\u003C/a>\nPublic standards anchor for stencil-guideline and upstream print-control context.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.ipc.org/TOC/IPC-A-610H-toc.pdf\">IPC-A-610H Table of Contents\u003C/a>\nPublic standards anchor for assembly workmanship context.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.ipc.org/TOC/IPC-J-STD-001J_TOC.pdf\">IPC J-STD-001J Table of Contents\u003C/a>\nPublic standards anchor for soldered assembly requirements context.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\nCompanion page for the layered framing that connects assembly route planning to inspection, test, and release gates.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"/en/pcba/smt-tht\">SMT & THT Assembly\u003C/a>\nSupport-page context for boards that combine surface-mount and through-hole assembly content.\u003C/p>\n\u003C/li>\n\u003C/ol>\n\u003Ca id=\"author\">\u003C/a>\n\u003Ch2 id=\"author-and-review-information\" data-anchor-en=\"author-and-review-information\">Author and review information\u003C/h2>\n\u003Cul>\n\u003Cli>Author: APTPCB mixed-assembly planning content team\u003C/li>\n\u003Cli>Technical review: SMT, THT, and NPI route-planning team\u003C/li>\n\u003Cli>Last updated: 2026-05-13\u003C/li>\n\u003C/ul>\n\n\u003Csection class=\"related-links\" aria-label=\"Related\">\u003Ch3>Related links\u003C/h3>\u003Cul>\u003Cli>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/assembly-bom-best-practices\">Assembly BOM Best Practices\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/assembly-drawing-essentials\">Assembly Drawing Essentials\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/design-for-assembly-checklist\">Design for Assembly Checklist\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/first-article-inspection\">First Article Inspection\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/smt-tht\">SMT & THT Assembly\u003C/a>\u003C/li>\u003C/ul>\u003C/section>",[14,15,16,17,18],"mixed assembly planning","smt tht assembly","selective soldering","pcba route planning","assembly release","mixed-assembly-planning",{"blog":21,"breadcrumb":30,"faq":44},{"@context":22,"@type":23,"headline":4,"description":5,"image":8,"url":24,"datePublished":6,"dateModified":6,"timeRequired":11,"keywords":25,"articleSection":7,"author":26,"publisher":29},"https://schema.org","BlogPosting","https://aptpcb.com/en/blog/mixed-assembly-planning","mixed assembly planning, smt tht assembly, selective soldering, pcba route planning, assembly release",{"@type":27,"name":28},"Organization","APTPCB",{"@type":27,"name":28},{"@context":22,"@type":31,"itemListElement":32},"BreadcrumbList",[33,38,42],{"@type":34,"position":35,"name":36,"item":37},"ListItem",1,"Home","https://aptpcb.com/",{"@type":34,"position":39,"name":40,"item":41},2,"Blog","https://aptpcb.com/en/blog",{"@type":34,"position":43,"name":19,"item":24},3,{"@context":22,"@type":45,"mainEntity":46},"FAQPage",[47,53,57,61,65],{"@type":48,"name":49,"acceptedAnswer":50},"Question","Is mixed assembly planning only about using both SMT and through-hole parts?",{"@type":51,"text":52},"Answer","No. It is also about when those parts enter the route, which branches stay localized, and which inspection or test stages must happen between them.",{"@type":48,"name":54,"acceptedAnswer":55},"Does every mixed board need the same selective or manual process?",{"@type":51,"text":56},"No. The route should follow the actual population and release posture of the board, not a generic rule copied from another program.",{"@type":48,"name":58,"acceptedAnswer":59},"Why does the assembly drawing matter so much in mixed builds?",{"@type":51,"text":60},"Because route exceptions and insertion timing often depend on notes that the BOM alone does not communicate clearly enough during setup and first build.",{"@type":48,"name":62,"acceptedAnswer":63},"Can route planning be separated from verification planning?",{"@type":51,"text":64},"Not safely. Mixed branches affect when visible inspection, electrical screening, and first-build confirmation become meaningful.",{"@type":48,"name":66,"acceptedAnswer":67},"When is mixed assembly planning complete?",{"@type":51,"text":68},"It is complete only when the population split, route order, exception notes, and verification checkpoints are stable enough that the factory does not need to infer the route from incomplete inputs.",{"pcbManufacturingColumns":70,"capabilityColumns":195,"resourceColumns":226,"pcbaColumns":266},[71,119,148,177],{"heading":72,"links":73},"PCB Product Families",[74,77,80,83,86,89,92,95,98,101,104,107,110,113,116],{"label":75,"path":76},"FR-4 PCB","/pcb/fr4-pcb",{"label":78,"path":79},"High-Speed PCB","/pcb/high-speed-pcb",{"label":81,"path":82},"Multilayer PCB","/pcb/multilayer-pcb",{"label":84,"path":85},"HDI PCB","/pcb/hdi-pcb",{"label":87,"path":88},"Flexible PCB","/pcb/flex-pcb",{"label":90,"path":91},"Rigid Flex PCB","/pcb/rigid-flex-pcb",{"label":93,"path":94},"Ceramic PCB","/pcb/ceramic-pcb",{"label":96,"path":97},"Heavy Copper PCB","/pcb/heavy-copper-pcb",{"label":99,"path":100},"High Thermal PCB","/pcb/high-thermal-pcb",{"label":102,"path":103},"Antenna PCB","/pcb/antenna-pcb",{"label":105,"path":106},"High Frequency PCB","/pcb/high-frequency-pcb",{"label":108,"path":109},"Microwave PCB","/pcb/microwave-pcb",{"label":111,"path":112},"Metal Core PCB","/pcb/metal-core-pcb",{"label":114,"path":115},"High-Tg PCB","/pcb/high-tg-pcb",{"label":117,"path":118},"Backplane PCB","/pcb/backplane-pcb",{"sections":120},[121],{"heading":122,"links":123},"RF & Materials",[124,127,130,133,136,139,142,145],{"label":125,"path":126},"Rogers PCB","/materials/rf-rogers",{"label":128,"path":129},"Taconic PCB","/materials/taconic-pcb",{"label":131,"path":132},"Teflon PCB","/materials/teflon-pcb",{"label":134,"path":135},"Arlon PCB","/materials/arlon-pcb",{"label":137,"path":138},"Megtron PCB","/materials/megtron-pcb",{"label":140,"path":141},"ISOLA PCB","/materials/isola-pcb",{"label":143,"path":144},"Spread Glass FR-4","/materials/spread-glass-fr4",{"label":146,"path":147},"Impedance Control","/pcb/pcb-impedance-control",{"sections":149},[150],{"heading":151,"links":152},"Manufacturing / Stackups",[153,156,159,162,165,168,171,174],{"label":154,"path":155},"Quickturn Prototypes","/pcb/quick-turn-pcb",{"label":157,"path":158},"NPI & Small Batch (PCB)","/pcb/npi-small-batch-pcb-manufacturing",{"label":160,"path":161},"High-Volume Production","/pcb/mass-production-pcb-manufacturing",{"label":163,"path":164},"High Layer Count PCB","/pcb/high-layer-count-pcb",{"label":166,"path":167},"PCB Fabrication Process","/pcb/pcb-fabrication-process",{"label":169,"path":170},"Advanced PCB Manufacturing","/pcb/advanced-pcb-manufacturing",{"label":172,"path":173},"Special PCB Manufacturing","/pcb/special-pcb-manufacturing",{"label":175,"path":176},"Multi-Layer Laminated Structure","/pcb/multi-layer-laminated-structure",{"heading":178,"links":179},"Specialties & Resources",[180,183,186,189,192],{"label":181,"path":182},"PCB Surface Finishes (ENIG / ENEPIG / HASL / OSP / Immersion)","/pcb/pcb-surface-finishes",{"label":184,"path":185},"Drilling & Vias (Blind / Buried / Via-in-Pad / Backdrill / Half Hole)","/pcb/pcb-drilling",{"label":187,"path":188},"PCB Stackup (Standard / High-Layer / Flex / Rigid-Flex / Aluminum)","/pcb/pcb-stack-up",{"label":190,"path":191},"Profiles (Milling / V-Scoring / Depaneling)","/pcb/pcb-profiling",{"label":193,"path":194},"Quality & Inspection (AOI + X-Ray / Flying Probe / PCB DFM Check)","/pcb/pcb-quality",[196,201,206,211,216,221],{"links":197},[198],{"label":199,"path":200},"Rigid PCB Capability","/capabilities/rigid-pcb",{"links":202},[203],{"label":204,"path":205},"Rigid-Flex Capability","/capabilities/rigid-flex-pcb",{"links":207},[208],{"label":209,"path":210},"Flex PCB Capability","/capabilities/flex-pcb",{"links":212},[213],{"label":214,"path":215},"HDI PCB Capability","/capabilities/hdi-pcb",{"links":217},[218],{"label":219,"path":220},"Metal PCB Capability","/capabilities/metal-pcb",{"links":222},[223],{"label":224,"path":225},"Ceramic PCB Capability","/capabilities/ceramic-pcb",[227,237,258],{"heading":228,"links":229},"Downloads",[230,233,236],{"label":231,"path":232},"Materials Datasheet / Processing Notes","/resources/downloads-materials",{"label":234,"path":235},"PCB DFM Guidelines","/resources/dfm-guidelines",{"label":175,"path":176},{"heading":238,"links":239},"Tools",[240,243,246,249,252,255],{"label":241,"path":242},"Gerber Viewer","/tools/gerber-viewer",{"label":244,"path":245},"PCB Viewer","/tools/pcb-viewer",{"label":247,"path":248},"BOM Viewer","/tools/bom-viewer",{"label":250,"path":251},"3D Viewer","/tools/3d-viewer",{"label":253,"path":254},"Circuit Simulator","/tools/circuit-simulator",{"label":256,"path":257},"Impedance Calculator","/tools/impedance-calculator",{"heading":259,"links":260},"FAQ & Blog",[261,264],{"label":262,"path":263},"FAQ","/resources/faq",{"label":40,"path":265},"/blog",[267,297,327,360],{"heading":268,"links":269},"Core Services",[270,273,276,279,282,285,288,291,294],{"label":271,"path":272},"Turnkey PCB Assembly","/pcba/turnkey-assembly",{"label":274,"path":275},"NPI & Small Batch PCB Assembly","/pcba/npi-assembly",{"label":277,"path":278},"Mass Production PCB Assembly","/pcba/mass-production",{"label":280,"path":281},"Flex & Rigid-Flex PCB Assembly","/pcba/flex-rigid-flex",{"label":283,"path":284},"SMT & Through-Hole Assembly","/pcba/smt-tht",{"label":286,"path":287},"BGA PCB Assembly","/pcba/bga-qfn-fine-pitch",{"label":289,"path":290},"Components & BOM Management","/pcba/components-bom",{"label":292,"path":293},"Box Build Assembly","/pcba/box-build-assembly",{"label":295,"path":296},"PCB Assembly Testing & Quality","/pcba/testing-quality",{"heading":298,"links":299},"Supporting Services",[300,303,306,309,312,315,318,321,324],{"label":301,"path":302},"Every Support Touchpoint","/pcba/support-services",{"label":304,"path":305},"Stencil Lab","/pcba/pcb-stencil",{"label":307,"path":308},"Components Sourcing","/pcba/component-sourcing",{"label":310,"path":311},"IC Programming","/pcba/ic-programming",{"label":313,"path":314},"Conformal Coating","/pcba/pcb-conformal-coating",{"label":316,"path":317},"Selective Soldering","/pcba/pcb-selective-soldering",{"label":319,"path":320},"BGA Reballing","/pcba/bga-reballing",{"label":322,"path":323},"Cable Assembly","/pcba/cable-assembly",{"label":325,"path":326},"Wire Harness","/pcba/harness-assembly",{"heading":328,"links":329},"Quality & Testing",[330,333,336,339,342,345,348,351,354,357],{"label":331,"path":332},"Quality Inspection","/pcba/quality-system",{"label":334,"path":335},"First Article Inspection (FAI)","/pcba/first-article-inspection",{"label":337,"path":338},"Solder Paste Inspection (SPI)","/pcba/spi-inspection",{"label":340,"path":341},"AOI Optical Inspection","/pcba/aoi-inspection",{"label":343,"path":344},"X-Ray / CT Inspection","/pcba/xray-inspection",{"label":346,"path":347},"ICT In-Circuit Testing","/pcba/ict-test",{"label":349,"path":350},"Flying Probe Testing","/pcba/flying-probe-testing",{"label":352,"path":353},"FCT / Functional Testing","/pcba/fct-test",{"label":355,"path":356},"Final Inspection & Packing","/pcba/final-quality-inspection",{"label":358,"path":359},"Incoming Quality Control","/pcba/incoming-quality-control",{"heading":361,"linkClass":362,"links":363},"Industry Applications (Entry)","text-nowrap",[364,367,370,373,376,379,382,385,388,391,394],{"label":365,"path":366},"Server / Data Center","/industries/server-data-center-pcb",{"label":368,"path":369},"Automotive / EV","/industries/automotive-electronics-pcb",{"label":371,"path":372},"Medical","/industries/medical-pcb",{"label":374,"path":375},"Telecom / 5G","/industries/communication-equipment-pcb",{"label":377,"path":378},"Aerospace & Defense","/industries/aerospace-defense-pcb",{"label":380,"path":381},"Drone / UAV","/industries/drone-uav-pcb",{"label":383,"path":384},"Industrial Control & Automation","/industries/industrial-control-pcb",{"label":386,"path":387},"Power & New Energy","/industries/power-energy-pcb",{"label":389,"path":390},"Robotics & Automation","/industries/robotics-pcb",{"label":392,"path":393},"Security / Security Equipment","/industries/security-equipment-pcb",{"label":395,"path":396},"PCB Industry Overview →","/pcb-industry-solutions",1780457712556]