[{"data":1,"prerenderedAt":397},["ShallowReactive",2],{"blog-continuity-test-checklist-en":3,"header-nav-en":69},{"title":4,"description":5,"date":6,"category":7,"image":8,"readingTime":9,"wordCount":10,"timeRequired":11,"htmlContent":12,"tags":13,"slug":19,"jsonld":20},"Continuity Test Checklist: What It Confirms Before PCBA Release","A practical engineering guide to continuity test checklist review, covering where continuity checks fit in PCBA verification, what they can screen, and what they do not prove by themselves.","2026-05-13","technology","/assets/img/blogs/2025/07/continuity-test-checklist.png",11,2159,"PT11M","\u003Cul>\n\u003Cli>A continuity test checklist should be treated as an \u003Cstrong>electrical screening and review layer\u003C/strong>, not as universal proof that the whole board is ready.\u003C/li>\n\u003Cli>The most useful boundary is to separate \u003Cstrong>intended conductive paths\u003C/strong>, \u003Cstrong>unintended isolation failures\u003C/strong>, \u003Cstrong>electrical-access method\u003C/strong>, and \u003Cstrong>release-stage ownership\u003C/strong>.\u003C/li>\n\u003Cli>A board can pass continuity review and still need AOI, X-ray, functional test, or first-article confirmation because those gates answer different questions.\u003C/li>\n\u003Cli>A continuity test checklist should explain what continuity screening can narrow before release and what still belongs to later inspection or powered validation.\u003C/li>\n\u003C/ul>\n\u003Cblockquote>\n\u003Cp>\u003Cstrong>Quick Answer\u003C/strong>\nA continuity test checklist is strongest when it is used to confirm that intended paths are electrically connected, unintended bridges are not present, and the chosen access method still fits the board's release stage. It should be framed as one verification layer inside a larger PCBA quality path. Ask what defect risk continuity screening reduced and what evidence is still needed before release.\u003C/p>\n\u003C/blockquote>\n\u003Cp>For the broader stack that connects inspection, electrical verification, and release gates, start with the \u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>.\u003C/p>\n\u003Ch2 id=\"table-of-contents\" data-anchor-en=\"table-of-contents\">Table of Contents\u003C/h2>\n\u003Cul>\n\u003Cli>\u003Ca href=\"#first-review\">What should engineers review first?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#what-this-means\">What counts as a continuity check here?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#risk-areas\">Where does continuity review expose release risk fastest?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#verification-staging\">How should continuity screening fit into verification and release staging?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#freeze-before-release\">What should be frozen before continuity becomes a release gate?\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#next-steps\">Next steps with APTPCB\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#faq\">FAQ\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#references\">Public references\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"#author\">Author and review information\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Ca id=\"first-review\">\u003C/a>\n\u003Ch2 id=\"what-should-engineers-review-first\" data-anchor-en=\"what-should-engineers-review-first\">What should engineers review first?\u003C/h2>\n\u003Cp>Start with \u003Cstrong>test intent, electrical access, path criticality, and release-stage ownership\u003C/strong>.\u003C/p>\n\u003Cp>That order matters because \u003Ccode>continuity test checklist\u003C/code> is often described too broadly. In practice, continuity review is only useful when the team knows:\u003C/p>\n\u003Col>\n\u003Cli>which path is supposed to conduct\u003C/li>\n\u003Cli>which neighboring path must remain isolated\u003C/li>\n\u003Cli>which access method is being used to screen the board\u003C/li>\n\u003Cli>which later gate still owns visible defects, hidden joints, or powered behavior\u003C/li>\n\u003C/ol>\n\u003Cp>The first engineering questions are usually:\u003C/p>\n\u003Cul>\n\u003Cli>Is this continuity check being used for bare-board verification, assembled-board screening, debug confirmation, or release review?\u003C/li>\n\u003Cli>Does the board support fixture-based access, fixture-free access, or only limited manual review at this stage?\u003C/li>\n\u003Cli>Which nets, connectors, through-hole paths, or via transitions deserve explicit review because they sit on critical power or signal paths?\u003C/li>\n\u003Cli>What later gate still owns AOI, X-ray, FCT, or first-article evidence?\u003C/li>\n\u003C/ul>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Review boundary\u003C/th>\n\u003Cth>What it answers\u003C/th>\n\u003Cth>What it does not prove\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Test intent\u003C/td>\n\u003Ctd>Why continuity is being run at this stage\u003C/td>\n\u003Ctd>That all later verification is unnecessary\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Electrical access\u003C/td>\n\u003Ctd>How the board can actually be screened\u003C/td>\n\u003Ctd>Universal coverage or release readiness\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Path criticality\u003C/td>\n\u003Ctd>Which connection paths deserve explicit attention\u003C/td>\n\u003Ctd>High-speed performance or powered behavior\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Release-stage ownership\u003C/td>\n\u003Ctd>Which later gate still owns more evidence\u003C/td>\n\u003Ctd>That continuity alone closes shipment release\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Ca id=\"what-this-means\">\u003C/a>\n\u003Ch2 id=\"what-counts-as-a-continuity-check-here\" data-anchor-en=\"what-counts-as-a-continuity-check-here\">What counts as a continuity check here?\u003C/h2>\n\u003Cp>Here, \u003Ccode>continuity test checklist\u003C/code> means the \u003Cstrong>review and screening layer used to confirm intended electrical paths and isolate unintended ones before release moves forward\u003C/strong>.\u003C/p>\n\u003Cp>That can include:\u003C/p>\n\u003Cul>\n\u003Cli>continuity of intended nets or connection paths\u003C/li>\n\u003Cli>isolation review between separate conductors\u003C/li>\n\u003Cli>connector and cable path verification\u003C/li>\n\u003Cli>through-hole or hand-solder path confirmation after assembly operations\u003C/li>\n\u003Cli>via-transition and return-path-sensitive review where the design already marks those areas as critical\u003C/li>\n\u003Cli>rework or first-build verification before the next release stage\u003C/li>\n\u003C/ul>\n\u003Cp>It does not mean:\u003C/p>\n\u003Cul>\n\u003Cli>proof of powered functional behavior\u003C/li>\n\u003Cli>proof of signal-integrity quality on high-speed channels\u003C/li>\n\u003Cli>proof of hidden-joint condition under concealed packages\u003C/li>\n\u003Cli>proof that one electrical check has qualified the full program\u003C/li>\n\u003C/ul>\n\u003Cp>That boundary matters because continuity should not be exaggerated into a complete product-level verdict.\u003C/p>\n\u003Cp>The safer rule is:\u003C/p>\n\u003Cp>\u003Cstrong>continuity screening reduces open, short, and path-interruption risk, but it remains only one layer in the release path.\u003C/strong>\u003C/p>\n\u003Ca id=\"risk-areas\">\u003C/a>\n\u003Ch2 id=\"where-does-continuity-review-expose-release-risk-fastest\" data-anchor-en=\"where-does-continuity-review-expose-release-risk-fastest\">Where does continuity review expose release risk fastest?\u003C/h2>\n\u003Cp>The highest value usually comes from the places where the physical build route and the electrical path can drift apart.\u003C/p>\n\u003Ch3 id=\"1-connector-and-exposed-path-review\" data-anchor-en=\"1-connector-and-exposed-path-review\">1. Connector and exposed-path review\u003C/h3>\n\u003Cp>Connector-near and externally exposed routing regions deserve explicit review because electrical continuity is not only about metal touching metal. The local return or reference path also needs to remain sensible when the board enters verification or release review.\u003C/p>\n\u003Cp>Safe wording here is qualitative:\u003C/p>\n\u003Cul>\n\u003Cli>preserve a local, continuous return context\u003C/li>\n\u003Cli>avoid treating split or interrupted reference regions as if continuity alone proves the path is healthy\u003C/li>\n\u003Cli>separate exposed routing zones from cleaner sensitive internal traces when reviewing risk\u003C/li>\n\u003C/ul>\n\u003Ch3 id=\"2-via-transitions-and-layer-changes\" data-anchor-en=\"2-via-transitions-and-layer-changes\">2. Via transitions and layer changes\u003C/h3>\n\u003Cp>When a signal changes layers, the electrical path does not stop being part of the continuity conversation.\u003C/p>\n\u003Cp>The review should ask whether:\u003C/p>\n\u003Cul>\n\u003Cli>the signal path stays electrically intact through the transition\u003C/li>\n\u003Cli>the local return context is still sensible after the layer change\u003C/li>\n\u003Cli>the design package has already flagged that transition as a risk area for later debug or release review\u003C/li>\n\u003C/ul>\n\u003Cp>Continuity can help narrow open-path risk here, but it does not prove impedance or channel quality.\u003C/p>\n\u003Ch3 id=\"3-mixed-assembly-or-hand-solder-branches\" data-anchor-en=\"3-mixed-assembly-or-hand-solder-branches\">3. Mixed-assembly or hand-solder branches\u003C/h3>\n\u003Cp>Continuity review becomes more important when the board includes:\u003C/p>\n\u003Cul>\n\u003Cli>through-hole insertion after reflow\u003C/li>\n\u003Cli>selective solder branches\u003C/li>\n\u003Cli>hand-insert or hand-solder exceptions\u003C/li>\n\u003Cli>connector or terminal operations added late in the route\u003C/li>\n\u003C/ul>\n\u003Cp>Those branches create real opportunities for path interruption, wrong insertion, or partial connection. Continuity is useful there, but it should stay paired with route-aware inspection and release notes.\u003C/p>\n\u003Ch3 id=\"4-documentation-and-staging-drift\" data-anchor-en=\"4-documentation-and-staging-drift\">4. Documentation and staging drift\u003C/h3>\n\u003Cp>Continuity findings become hard to interpret when the release package is unstable.\u003C/p>\n\u003Cp>If the BOM, assembly drawing, route notes, or test intent are still moving, a pass or fail can be ambiguous because the team may no longer be screening the board against one stable definition.\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Risk area\u003C/th>\n\u003Cth>Why continuity review helps\u003C/th>\n\u003Cth>What it still does not prove\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>Connector or exposed path\u003C/td>\n\u003Ctd>Helps narrow open or wrong-path risk at external interfaces\u003C/td>\n\u003Ctd>EMC, ESD, or system behavior proof\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Via transition\u003C/td>\n\u003Ctd>Helps narrow interruption risk across a layer change\u003C/td>\n\u003Ctd>High-speed channel quality\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Mixed assembly branch\u003C/td>\n\u003Ctd>Helps confirm post-assembly electrical path completion\u003C/td>\n\u003Ctd>Solder-joint visibility under hidden structures\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>Documentation drift\u003C/td>\n\u003Ctd>Helps expose mismatch between board state and test intent\u003C/td>\n\u003Ctd>That the release package is already complete\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>A typical continuity failure chain starts when a connector, through-hole branch, or reworked path is checked with one limited access posture and then treated as if the connection risk is closed. A manual probe or simple fixture may confirm continuity in the moment, but a partially soldered terminal, stressed transition, or unstable post-rework joint can still survive that first screen. The later problem shows up when handling, powered test, or follow-on assembly changes the mechanical state and the path opens intermittently. That is why continuity must stay tied to the chosen access method, the route stage being checked, and the later gate that still owns functional proof.\u003C/p>\n\u003Cp>Another dangerous false-pass case is the micro-contact illusion. ICT or simple continuity screening is often performed at very low electrical stress, such as a few volts and only milliamps of current. Under that condition, a cold solder joint on a BGA ball, a cracked via barrel, or a stressed heavy connector pin can still touch just enough at room temperature to show \u003Ccode>PASS\u003C/code>. The fractured metal faces are not healthy, but they have not separated far enough for the low-energy test to declare an open. Once the labeled-good board is installed in real equipment, heat, load current, or ordinary transport vibration can open the crack further, or the tiny contact point can vaporize under real operating current. The field symptom is then not a clean factory failure. It becomes an intermittent crash, a random reset, or a \u003Ccode>No Trouble Found\u003C/code> return that is expensive to isolate. Continuity is therefore a minimum physical floor, not a substitute for AOI solder-shape review and not a substitute for powered FCT under load.\u003C/p>\n\u003Ca id=\"verification-staging\">\u003C/a>\n\u003Ch2 id=\"how-should-continuity-screening-fit-into-verification-and-release-staging\" data-anchor-en=\"how-should-continuity-screening-fit-into-verification-and-release-staging\">How should continuity screening fit into verification and release staging?\u003C/h2>\n\u003Cp>Continuity is strongest when it is placed inside the broader governance flow instead of being asked to replace it.\u003C/p>\n\u003Ctable>\n\u003Cthead>\n\u003Ctr>\n\u003Cth>Verification layer\u003C/th>\n\u003Cth>What it mainly answers\u003C/th>\n\u003Cth>How continuity fits\u003C/th>\n\u003C/tr>\n\u003C/thead>\n\u003Ctbody>\u003Ctr>\n\u003Ctd>AOI\u003C/td>\n\u003Ctd>Whether visible placement, polarity, and solder-related features look acceptable\u003C/td>\n\u003Ctd>Continuity does not replace visible inspection\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>X-ray\u003C/td>\n\u003Ctd>Whether hidden joints or concealed solder structures need inspection evidence\u003C/td>\n\u003Ctd>Continuity does not replace hidden-joint review\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>ICT or flying probe\u003C/td>\n\u003Ctd>Whether electrical paths and related defects can be screened through the chosen access method\u003C/td>\n\u003Ctd>Continuity belongs naturally inside this electrical-screening lane\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>FCT\u003C/td>\n\u003Ctd>Whether the assembled board behaves correctly under power\u003C/td>\n\u003Ctd>Continuity is upstream of powered behavior proof\u003C/td>\n\u003C/tr>\n\u003Ctr>\n\u003Ctd>FAI and final release\u003C/td>\n\u003Ctd>Whether the first build and release package align with expectations\u003C/td>\n\u003Ctd>Continuity contributes evidence but does not close release alone\u003C/td>\n\u003C/tr>\n\u003C/tbody>\u003C/table>\n\u003Cp>This is why continuity language should stay conservative:\u003C/p>\n\u003Cul>\n\u003Cli>bare-board or assembled-board electrical screening is valid\u003C/li>\n\u003Cli>fixture-based or fixture-free access is valid\u003C/li>\n\u003Cli>release staging still accumulates evidence across more than one gate\u003C/li>\n\u003C/ul>\n\u003Cp>Useful companion pages:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/ict-test\">ICT Test\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/flying-probe-testing\">Flying Probe Testing\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/first-article-inspection\">First Article Inspection\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/ict-vs-flying-probe\">ICT vs Flying Probe\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Ca id=\"freeze-before-release\">\u003C/a>\n\u003Ch2 id=\"what-should-be-frozen-before-continuity-becomes-a-release-gate\" data-anchor-en=\"what-should-be-frozen-before-continuity-becomes-a-release-gate\">What should be frozen before continuity becomes a release gate?\u003C/h2>\n\u003Cp>Before continuity is treated as a formal release checkpoint, freeze:\u003C/p>\n\u003Col>\n\u003Cli>the board revision and intended electrical path definition\u003C/li>\n\u003Cli>the access method for screening, including whether the build uses fixture-based or fixture-free verification\u003C/li>\n\u003Cli>the list of critical connectors, through-hole paths, or transition areas that need explicit review\u003C/li>\n\u003Cli>the boundary between continuity screening and later AOI, X-ray, FCT, or release evidence\u003C/li>\n\u003Cli>the alignment between BOM, assembly route, and verification intent\u003C/li>\n\u003C/ol>\n\u003Cp>If those items are still moving, continuity can still be useful for engineering review, but it should not be framed as a final release verdict.\u003C/p>\n\u003Ca id=\"next-steps\">\u003C/a>\n\u003Ch2 id=\"next-steps-with-aptpcb\" data-anchor-en=\"next-steps-with-aptpcb\">Next steps with APTPCB\u003C/h2>\n\u003Cp>If your high-density PCBA is already producing intermittent field failures, if ICT access looks too thin to screen the real defect population, or if a supplier is trying to sell simple continuity as if it were full quality assurance, do not wait for customer returns to prove the escape.\u003C/p>\n\u003Cp>Send the \u003Ccode>Gerber\u003C/code> or \u003Ccode>ODB++\u003C/code> package, BOM, test-point report, and current test specifications to \u003Ca href=\"mailto:sales@aptpcb.com\">sales@aptpcb.com\u003C/a>, or start through the \u003Ca href=\"/en/quote\">quote page\u003C/a>. APTPCB's DFT and test-engineering team will return a \u003Cstrong>Verification Coverage & Escape Risk Audit\u003C/strong> within 24 hours.\u003C/p>\n\u003Cp>That audit is built to draw the real physical boundary between continuity, flying probe, AOI, and powered FCT. It highlights weak coverage, likely test escapes, and the defect classes that can still pass low-energy screening while failing later in the field. The goal is to lock a tighter capture net before marginal product leaves the factory and turns into expensive intermittent returns.\u003C/p>\n\u003Cp>If you need to go deeper first, review:\u003C/p>\n\u003Cul>\n\u003Cli>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/ict-vs-flying-probe\">ICT vs Flying Probe\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/blog/mixed-assembly-planning\">Mixed Assembly Planning\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\n\u003Cli>\u003Ca href=\"/en/pcba/first-article-inspection\">First Article Inspection\u003C/a>\u003C/li>\n\u003C/ul>\n\u003Cdiv data-component=\"BlogQuickQuoteInline\">\u003C/div>\n\n\u003Ca id=\"faq\">\u003C/a>\n\u003Ch2 id=\"faq\" data-anchor-en=\"faq\">FAQ\u003C/h2>\n\u003C!-- faq:start -->\n\n\u003Ch3 id=\"does-a-continuity-check-prove-the-whole-board-is-good\" data-anchor-en=\"does-a-continuity-check-prove-the-whole-board-is-good\">Does a continuity check prove the whole board is good?\u003C/h3>\n\u003Cp>No. It narrows electrical path risk, but the board may still need optical inspection, hidden-joint review, functional validation, and release-gate evidence.\u003C/p>\n\u003Ch3 id=\"is-continuity-review-only-for-bare-pcbs\" data-anchor-en=\"is-continuity-review-only-for-bare-pcbs\">Is continuity review only for bare PCBs?\u003C/h3>\n\u003Cp>No. It can also be useful on assembled boards, especially when ICT, flying probe, rework review, or mixed-assembly confirmation is part of the release path.\u003C/p>\n\u003Ch3 id=\"can-continuity-review-prove-high-speed-signal-quality\" data-anchor-en=\"can-continuity-review-prove-high-speed-signal-quality\">Can continuity review prove high-speed signal quality?\u003C/h3>\n\u003Cp>No. A path can be electrically continuous and still have signal-integrity problems that continuity screening does not measure.\u003C/p>\n\u003Ch3 id=\"why-should-connector-and-via-transition-areas-be-reviewed-carefully\" data-anchor-en=\"why-should-connector-and-via-transition-areas-be-reviewed-carefully\">Why should connector and via-transition areas be reviewed carefully?\u003C/h3>\n\u003Cp>Because those areas often combine physical route changes with electrical-path sensitivity. They are common places where interruption risk deserves focused screening.\u003C/p>\n\u003Ch3 id=\"when-should-continuity-be-treated-as-a-release-gate\" data-anchor-en=\"when-should-continuity-be-treated-as-a-release-gate\">When should continuity be treated as a release gate?\u003C/h3>\n\u003Cp>Only after the board revision, access method, critical path list, and the boundary to later verification layers are all stable enough to support consistent interpretation.\u003C/p>\n\u003C!-- faq:end -->\n\n\u003Ca id=\"references\">\u003C/a>\n\u003Ch2 id=\"public-references\" data-anchor-en=\"public-references\">Public references\u003C/h2>\n\u003Col>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.ipc.org/sites/default/files/test_methods_docs/2.6.7.2c.pdf\">IPC-TM-650 2.6.7.2C\u003C/a>\nPublic method anchor for thermal shock or cycle continuity evaluation language.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.keysight.com/us/en/products/in-circuit-test-for-manufacturing/in-circuit-test-systems.html\">Keysight In-Circuit Test Systems\u003C/a>\nPublic manufacturing-test anchor for fixture-based electrical screening context.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"https://www.seica.com/en/products/flying-probe-test-systems\">SEICA Flying Probe Test Systems\u003C/a>\nPublic manufacturing-test anchor for fixture-free electrical screening context.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\nCompanion page for the layered framing that keeps electrical screening, inspection, and release staging separate.\u003C/p>\n\u003C/li>\n\u003Cli>\u003Cp>\u003Ca href=\"/en/blog/ict-vs-flying-probe\">ICT vs Flying Probe\u003C/a>\nCompanion page for choosing the electrical-screening access model.\u003C/p>\n\u003C/li>\n\u003C/ol>\n\u003Ca id=\"author\">\u003C/a>\n\u003Ch2 id=\"author-and-review-information\" data-anchor-en=\"author-and-review-information\">Author and review information\u003C/h2>\n\u003Cul>\n\u003Cli>Author: APTPCB PCBA verification content team\u003C/li>\n\u003Cli>Technical review: Electrical test planning and release-governance team\u003C/li>\n\u003Cli>Last updated: 2026-05-13\u003C/li>\n\u003C/ul>\n\n\u003Csection class=\"related-links\" aria-label=\"Related\">\u003Ch3>Related links\u003C/h3>\u003Cul>\u003Cli>\u003Ca href=\"/en/blog/pcba-assembly-test-quality-guide\">PCBA Assembly Test and Quality Guide\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/testing-quality\">Testing & Quality\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/ict-test\">ICT Test\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/flying-probe-testing\">Flying Probe Testing\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/pcba/first-article-inspection\">First Article Inspection\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/blog/ict-vs-flying-probe\">ICT vs Flying Probe\u003C/a>\u003C/li>\u003Cli>\u003Ca href=\"/en/quote\">quote page\u003C/a>\u003C/li>\u003C/ul>\u003C/section>",[14,15,16,17,18],"continuity test checklist","continuity check","pcba electrical test","pcba verification","release review","continuity-test-checklist",{"blog":21,"breadcrumb":30,"faq":44},{"@context":22,"@type":23,"headline":4,"description":5,"image":8,"url":24,"datePublished":6,"dateModified":6,"timeRequired":11,"keywords":25,"articleSection":7,"author":26,"publisher":29},"https://schema.org","BlogPosting","https://aptpcb.com/en/blog/continuity-test-checklist","continuity test checklist, continuity check, pcba electrical test, pcba verification, release review",{"@type":27,"name":28},"Organization","APTPCB",{"@type":27,"name":28},{"@context":22,"@type":31,"itemListElement":32},"BreadcrumbList",[33,38,42],{"@type":34,"position":35,"name":36,"item":37},"ListItem",1,"Home","https://aptpcb.com/",{"@type":34,"position":39,"name":40,"item":41},2,"Blog","https://aptpcb.com/en/blog",{"@type":34,"position":43,"name":19,"item":24},3,{"@context":22,"@type":45,"mainEntity":46},"FAQPage",[47,53,57,61,65],{"@type":48,"name":49,"acceptedAnswer":50},"Question","Does a continuity check prove the whole board is good?",{"@type":51,"text":52},"Answer","No. It narrows electrical path risk, but the board may still need optical inspection, hidden-joint review, functional validation, and release-gate evidence.",{"@type":48,"name":54,"acceptedAnswer":55},"Is continuity review only for bare PCBs?",{"@type":51,"text":56},"No. It can also be useful on assembled boards, especially when ICT, flying probe, rework review, or mixed-assembly confirmation is part of the release path.",{"@type":48,"name":58,"acceptedAnswer":59},"Can continuity review prove high-speed signal quality?",{"@type":51,"text":60},"No. A path can be electrically continuous and still have signal-integrity problems that continuity screening does not measure.",{"@type":48,"name":62,"acceptedAnswer":63},"Why should connector and via-transition areas be reviewed carefully?",{"@type":51,"text":64},"Because those areas often combine physical route changes with electrical-path sensitivity. They are common places where interruption risk deserves focused screening.",{"@type":48,"name":66,"acceptedAnswer":67},"When should continuity be treated as a release gate?",{"@type":51,"text":68},"Only after the board revision, access method, critical path list, and the boundary to later verification layers are all stable enough to support consistent interpretation.",{"pcbManufacturingColumns":70,"capabilityColumns":195,"resourceColumns":226,"pcbaColumns":266},[71,119,148,177],{"heading":72,"links":73},"PCB Product Families",[74,77,80,83,86,89,92,95,98,101,104,107,110,113,116],{"label":75,"path":76},"FR-4 PCB","/pcb/fr4-pcb",{"label":78,"path":79},"High-Speed PCB","/pcb/high-speed-pcb",{"label":81,"path":82},"Multilayer PCB","/pcb/multilayer-pcb",{"label":84,"path":85},"HDI PCB","/pcb/hdi-pcb",{"label":87,"path":88},"Flexible PCB","/pcb/flex-pcb",{"label":90,"path":91},"Rigid Flex PCB","/pcb/rigid-flex-pcb",{"label":93,"path":94},"Ceramic PCB","/pcb/ceramic-pcb",{"label":96,"path":97},"Heavy Copper PCB","/pcb/heavy-copper-pcb",{"label":99,"path":100},"High Thermal PCB","/pcb/high-thermal-pcb",{"label":102,"path":103},"Antenna PCB","/pcb/antenna-pcb",{"label":105,"path":106},"High Frequency PCB","/pcb/high-frequency-pcb",{"label":108,"path":109},"Microwave PCB","/pcb/microwave-pcb",{"label":111,"path":112},"Metal Core PCB","/pcb/metal-core-pcb",{"label":114,"path":115},"High-Tg PCB","/pcb/high-tg-pcb",{"label":117,"path":118},"Backplane PCB","/pcb/backplane-pcb",{"sections":120},[121],{"heading":122,"links":123},"RF & Materials",[124,127,130,133,136,139,142,145],{"label":125,"path":126},"Rogers PCB","/materials/rf-rogers",{"label":128,"path":129},"Taconic PCB","/materials/taconic-pcb",{"label":131,"path":132},"Teflon PCB","/materials/teflon-pcb",{"label":134,"path":135},"Arlon PCB","/materials/arlon-pcb",{"label":137,"path":138},"Megtron PCB","/materials/megtron-pcb",{"label":140,"path":141},"ISOLA PCB","/materials/isola-pcb",{"label":143,"path":144},"Spread Glass FR-4","/materials/spread-glass-fr4",{"label":146,"path":147},"Impedance Control","/pcb/pcb-impedance-control",{"sections":149},[150],{"heading":151,"links":152},"Manufacturing / Stackups",[153,156,159,162,165,168,171,174],{"label":154,"path":155},"Quickturn Prototypes","/pcb/quick-turn-pcb",{"label":157,"path":158},"NPI & Small Batch (PCB)","/pcb/npi-small-batch-pcb-manufacturing",{"label":160,"path":161},"High-Volume Production","/pcb/mass-production-pcb-manufacturing",{"label":163,"path":164},"High Layer Count PCB","/pcb/high-layer-count-pcb",{"label":166,"path":167},"PCB Fabrication Process","/pcb/pcb-fabrication-process",{"label":169,"path":170},"Advanced PCB Manufacturing","/pcb/advanced-pcb-manufacturing",{"label":172,"path":173},"Special PCB Manufacturing","/pcb/special-pcb-manufacturing",{"label":175,"path":176},"Multi-Layer Laminated Structure","/pcb/multi-layer-laminated-structure",{"heading":178,"links":179},"Specialties & Resources",[180,183,186,189,192],{"label":181,"path":182},"PCB Surface Finishes (ENIG / ENEPIG / HASL / OSP / Immersion)","/pcb/pcb-surface-finishes",{"label":184,"path":185},"Drilling & Vias (Blind / Buried / Via-in-Pad / Backdrill / Half Hole)","/pcb/pcb-drilling",{"label":187,"path":188},"PCB Stackup (Standard / High-Layer / Flex / Rigid-Flex / Aluminum)","/pcb/pcb-stack-up",{"label":190,"path":191},"Profiles (Milling / V-Scoring / Depaneling)","/pcb/pcb-profiling",{"label":193,"path":194},"Quality & Inspection (AOI + X-Ray / Flying Probe / PCB DFM Check)","/pcb/pcb-quality",[196,201,206,211,216,221],{"links":197},[198],{"label":199,"path":200},"Rigid PCB Capability","/capabilities/rigid-pcb",{"links":202},[203],{"label":204,"path":205},"Rigid-Flex Capability","/capabilities/rigid-flex-pcb",{"links":207},[208],{"label":209,"path":210},"Flex PCB Capability","/capabilities/flex-pcb",{"links":212},[213],{"label":214,"path":215},"HDI PCB Capability","/capabilities/hdi-pcb",{"links":217},[218],{"label":219,"path":220},"Metal PCB Capability","/capabilities/metal-pcb",{"links":222},[223],{"label":224,"path":225},"Ceramic PCB Capability","/capabilities/ceramic-pcb",[227,237,258],{"heading":228,"links":229},"Downloads",[230,233,236],{"label":231,"path":232},"Materials Datasheet / Processing Notes","/resources/downloads-materials",{"label":234,"path":235},"PCB DFM Guidelines","/resources/dfm-guidelines",{"label":175,"path":176},{"heading":238,"links":239},"Tools",[240,243,246,249,252,255],{"label":241,"path":242},"Gerber Viewer","/tools/gerber-viewer",{"label":244,"path":245},"PCB Viewer","/tools/pcb-viewer",{"label":247,"path":248},"BOM Viewer","/tools/bom-viewer",{"label":250,"path":251},"3D Viewer","/tools/3d-viewer",{"label":253,"path":254},"Circuit Simulator","/tools/circuit-simulator",{"label":256,"path":257},"Impedance Calculator","/tools/impedance-calculator",{"heading":259,"links":260},"FAQ & Blog",[261,264],{"label":262,"path":263},"FAQ","/resources/faq",{"label":40,"path":265},"/blog",[267,297,327,360],{"heading":268,"links":269},"Core Services",[270,273,276,279,282,285,288,291,294],{"label":271,"path":272},"Turnkey PCB Assembly","/pcba/turnkey-assembly",{"label":274,"path":275},"NPI & Small Batch PCB Assembly","/pcba/npi-assembly",{"label":277,"path":278},"Mass Production PCB Assembly","/pcba/mass-production",{"label":280,"path":281},"Flex & Rigid-Flex PCB Assembly","/pcba/flex-rigid-flex",{"label":283,"path":284},"SMT & Through-Hole Assembly","/pcba/smt-tht",{"label":286,"path":287},"BGA PCB Assembly","/pcba/bga-qfn-fine-pitch",{"label":289,"path":290},"Components & BOM Management","/pcba/components-bom",{"label":292,"path":293},"Box Build Assembly","/pcba/box-build-assembly",{"label":295,"path":296},"PCB Assembly Testing & Quality","/pcba/testing-quality",{"heading":298,"links":299},"Supporting Services",[300,303,306,309,312,315,318,321,324],{"label":301,"path":302},"Every Support Touchpoint","/pcba/support-services",{"label":304,"path":305},"Stencil Lab","/pcba/pcb-stencil",{"label":307,"path":308},"Components Sourcing","/pcba/component-sourcing",{"label":310,"path":311},"IC Programming","/pcba/ic-programming",{"label":313,"path":314},"Conformal Coating","/pcba/pcb-conformal-coating",{"label":316,"path":317},"Selective Soldering","/pcba/pcb-selective-soldering",{"label":319,"path":320},"BGA Reballing","/pcba/bga-reballing",{"label":322,"path":323},"Cable Assembly","/pcba/cable-assembly",{"label":325,"path":326},"Wire Harness","/pcba/harness-assembly",{"heading":328,"links":329},"Quality & Testing",[330,333,336,339,342,345,348,351,354,357],{"label":331,"path":332},"Quality Inspection","/pcba/quality-system",{"label":334,"path":335},"First Article Inspection (FAI)","/pcba/first-article-inspection",{"label":337,"path":338},"Solder Paste Inspection (SPI)","/pcba/spi-inspection",{"label":340,"path":341},"AOI Optical Inspection","/pcba/aoi-inspection",{"label":343,"path":344},"X-Ray / CT Inspection","/pcba/xray-inspection",{"label":346,"path":347},"ICT In-Circuit Testing","/pcba/ict-test",{"label":349,"path":350},"Flying Probe Testing","/pcba/flying-probe-testing",{"label":352,"path":353},"FCT / Functional Testing","/pcba/fct-test",{"label":355,"path":356},"Final Inspection & Packing","/pcba/final-quality-inspection",{"label":358,"path":359},"Incoming Quality Control","/pcba/incoming-quality-control",{"heading":361,"linkClass":362,"links":363},"Industry Applications (Entry)","text-nowrap",[364,367,370,373,376,379,382,385,388,391,394],{"label":365,"path":366},"Server / Data Center","/industries/server-data-center-pcb",{"label":368,"path":369},"Automotive / EV","/industries/automotive-electronics-pcb",{"label":371,"path":372},"Medical","/industries/medical-pcb",{"label":374,"path":375},"Telecom / 5G","/industries/communication-equipment-pcb",{"label":377,"path":378},"Aerospace & Defense","/industries/aerospace-defense-pcb",{"label":380,"path":381},"Drone / UAV","/industries/drone-uav-pcb",{"label":383,"path":384},"Industrial Control & Automation","/industries/industrial-control-pcb",{"label":386,"path":387},"Power & New Energy","/industries/power-energy-pcb",{"label":389,"path":390},"Robotics & Automation","/industries/robotics-pcb",{"label":392,"path":393},"Security / Security Equipment","/industries/security-equipment-pcb",{"label":395,"path":396},"PCB Industry Overview →","/pcb-industry-solutions",1780457699731]